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The space-charge-limited, steady-state piezoresistance (PZR) in thin device layers of silicon-on-
insulator wafers containing a nominal 1014 cm−3 silicon divacancy defects changes sign as a function
of applied bias. Above a punch-through voltage (Vt) corresponding to the onset of a Mott-Gurney-
like hole current, the longitudinal 〈110〉 PZR pi-coefficient is pi ≈ 70 × 10−11 Pa−1, similar to
the value obtained in charge-neutral, p-type silicon. Below Vt the mechanical stress dependence
of the Shockley-Read recombination parameters, specifically the divacancy trap energy ET , yields
pi ≈ −25 × 10−11 Pa−1. This analysis suggests that anomalous (or inverse) PZR in nano-silicon
occurs when currents are recombination limited due to strong reductions in carrier lifetime induced
by significant densities of Shockley-Read centers, and when the reduced dimensionality lowers Vt
and amplifies space-charge-limited currents.
Piezoresistance (PZR) in nano-silicon has received sig-
nificant attention over more than a decade [1–10] partly
because mechanical stress and device scaling into the
nanometre range are important elements of the semi-
conductor roadmap [11], and partly because of multiple
claims and observations of either giant or anomalous PZR
that are significantly different from the usual effect ob-
served in bulk silicon [12]. As has been noted on many oc-
casions, unusual PZR in nano-silicon is usually correlated
with equilibrium carrier depletion, and with the presence
of surface-related electronic defects [2, 3, 7–10, 13, 14].
Although there is still discussion about the veracity of
reports of steady-state giant PZR, it is widely accepted
that chemical surface functionalization and thinning of
silicon nanowires and nanomembranes can yield anoma-
lous PZR sign changes [8, 9]. Here the applied voltage
bias is observed to induce anomalous, steady-state PZR
during space-charge-limited bipolar transport in defect-
engineered, silicon-on-insulator (SOI). A quantitative de-
scription of the effect is given.
In doped, bulk semiconductor devices at low voltages
it is usual and reasonable to assume unipolar, electri-
cal transport in the charge-neutral limit, i.e. in which
the density of non-equilibrium injected charge is negligi-
ble compared to the equilibrium free charge density [15].
The electrical conductivity is then given by a Drude ex-
pression and ohmic conduction is observed e.g. for holes,
1/ρp = σp = pµpq where p is the hole density, µp is
the hole mobility and q is the electronic charge. In Sili-
con, the PZR is then principally the result of mechanical-
stress-induced changes to the electron and hole effective
masses and hence mobilities [12], and its sign is deter-
mined only by the doping type. For the case of a re-
sistance measurement made parallel to the direction of
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the applied stress, the PZR is characterized by a scalar,
longitudinal pi-coefficient which, in the case of holes, is:
pip =
1
X
∆ρp
ρp0
≈ − 1
X
∆µp
µp0
, (1)
where µp0 is the zero-stress mobility and X is the applied
stress. A similar expression can be given for electrons. In
the devices considered here, resistance is measured par-
allel to an applied stress along the 〈110〉 crystal direction
for which [16]
pip ≈ +71× 10−11 Pa−1, (2)
and
pin ≈ −30× 10−11 Pa−1. (3)
The steady-state PZR measured here is approximately
bounded by these values, but it is not only due to stress-
induced mobility changes. Rather, a solution of the
stress-dependent version of the self-consistent Poisson-
transport equations shows that anomalous PZR oc-
curs during bipolar transport when carrier lifetimes are
strongly reduced by the presence of a significant density
of Shockley-Read recombination centers, and when the
recombination parameters themselves are stress depen-
dent.
Two-terminal, space-charge-limited current (SCLC)
devices are fabricated using standard photo-lithographic
processing methods from (001)-oriented, fully-depleted
SOI with a 2 µm-thick device layer non-intentionally-
doped with Boron (p ≈ 1×1013 cm−3) shown in dark blue
in Fig. 1. Devices of the type used elsewhere [5, 10] are
fabricated with p++-ohmic contacts (Boron, 1018 cm−3)
shown in light blue in Fig. 1, and then cut into chips (20
mm × 13 mm) whose long axis is parallel to the 〈110〉
crystal direction as seen in the left panel of Fig. 1(a).
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2These chips are compatible with a 3-point bending appa-
ratus used to apply a time-modulated, tensile mechanical
stress of ≈ 20 MPa for the PZR measurements [5] along
the 〈110〉 crystal direction as indicated by the purple ar-
row in Fig. 1(a). Fig. 1(a) shows progressive zooms of
the devices from the chip level in the left panel, to the
multi-device level in the top, right panel, to the individ-
ual device level in the bottom, right panel. The zooms
are indicated by the red rectangles in the figure. The
lateral dimensions of the individual SCLC device active
area between the ohmic contacts are 100 µm × 100 µm.
Fig. 1(b) shows a perspective schematic drawing of an
individual SCLC device using the same color code as the
micrograph images. In the perspective drawing the top
8 µm of the 400 µm-thick handle shown in white, the
buried oxide (BOX) shown in dark gray, the p = 1013
cm−3 device layer is shown in dark blue, and the p++
contacts are shown in light blue. All dimensions are in
micrometers. The variable mesh projection will be used
for the device modeling and analysis, and will be com-
mented on further below.
Post-processing, a selection of 20 mm × 13 mm chips
are exposed to a 10 MeV beam of Si5+ ions with the
aim of forming a desired density of silicon divacancy de-
fects [17]. The total resulting dose is 1012 cm−2. As
shown in the supplementary information, SRIM model-
ing [18] indicates that this should result in an approx-
imately homogeneous 2.5 × 1016 cm−3 divacancy de-
fects in the device layer, but dynamic annealing is ex-
pected to result in a true density which is several orders
of magnitude lower, consistent with the device modeling
discussed below. Photo-induced current transient spec-
troscopy (PICTS) on the resulting devices reveals a peak
corresponding to an electronically active, deep state 0.44
eV below the conduction band edge (see Supplementary
Information), which is identified as the singly ionized ac-
ceptor form of the silicon divacancy defect [19]. As will
be described below, the two principal effects of the di-
vacancy defects are to introduce a fixed negative charge
density into the active volume of the device correspond-
ing to the singly ionized acceptor states, and to drasti-
cally shorten the electron and hole lifetimes [17].
Figure 2(a) shows typical zero-stress, current-voltage
characteristics obtained in a defect-engineered sample
with the wafer handle held at ground. The arrows and
colors represent the direction of the bias sweep, and a
hysteresis is visible between the up (blue markers and
arrow) and the down (red markers and arrow) sweeps.
The curves were obtained in quasi-steady-state by apply-
ing a series of fixed voltage biases and then waiting until
the current stabilized at each point. Stabilization times
were in general of the order of a few minutes at most,
except near the threshold voltage, Vt, where the current
abruptly increases. In this bias range stabilization times
were long, sometimes of the order of one day. Moreover,
at biases around Vt the majority carrier changes type as
indicated in Fig. 2(b) by the relative current changes
induced by a +1 V change in the handle voltage which
100 mm
400 mm
(a)
(b)
2 mm
FIG. 1. (a) False color micrographs of the SCLC devices. The
left panel shows the macroscopic chip layout with the exter-
nal, metallized ohmic contacts clearly visible in light blue. As
indicated by the red box, a zoom of multiple SCLC devices
is shown in the top, right panel. A further zoom to the indi-
vidual device level is shown in the bottom, right panel. The
active device areas are shown in dark blue. Tensile mechanical
stress is applied parallel to the 〈110〉 crystal direction as indi-
cated by the purple arrow in the left panel. (b) A perspective
schematic diagram of an individual SCLC device using the
same color scheme as the micrographs, with active volume
dimensions shown in µm. A variable mesh projection in the
vertical plane to be used in the device modeling and analysis
is also shown.
acts as a gate for the device layer. Below Vt an increase
in the current indicates that electrons are the majority
carriers in the device layer while, on the contrary, above
Vt holes become the majority carrier. This is the typical
behavior observed in the punch-through effect in bipolar
junction devices [20].
Figure 3(a) shows the PZR pi-coefficient measured si-
multaneously with the current-voltage characteristic by
applying a uni-axial tensile stress of ≈ 20 MPa parallel
to the current flow along the 〈110〉 crystal direction. The
3FIG. 2. (a) Experimentally measured up- (blue dots and ar-
row) and down- (red dots and arrow) sweep current-voltage
characteristics obtained on the defect engineered SCLC de-
vices. The slopes indicated in the log-log plot are a guide
to the eye. (b) Relative current change induced by a +1 V
change in the voltage applied to the wafer handle. The sign in-
dicates a majority electron current below a threshold voltage,
Vt, and a majority hole current above this bias. A hysteresis
in Vt is clearly visible between the up- and down-sweeps.
color code corresponds to the up- and down- sweeps as
indicated in Fig. 2(a). The pi-coefficient changes sign
around the previously defined theshold voltage, Vt, vary-
ing from approximately −24× 10−11 Pa−1 at low biases
to approximately +65 × 10−11 Pa−1 at high biases. As
Fig. 3(b) indicates, this sign change is not observed in
the as-prepared devices prior to defect engineering. The
threshold voltage at which the switch in sign of the PZR
in the defect-engineered devices is observed exhibits the
same hysteresis as the current-voltage characteristic in
Fig. 2(a), but this hysteresis is absent prior to defect
engineering (see Fig. 3(b)). The hysteresis is therefore
correlated with the presence of defects induced by the
Si5+ ion implant, as is the anomalous PZR at low bias.
Since the measured PZR switches from approximately
that of charge-neutral, n-type silicon given in Eq. (3)
at low biases to approximately that of charge-neutral p-
type silicon given in Eq. (2) at high biases (see Fig. 3(a)),
and since this switch occurs where the majority carrier
type changes from electrons to holes (see Fig. 2(b)), it
is tempting to ascribe the anomalous sign change of the
PZR to a simple switch from n-type to p-type PZR. Fur-
ther analysis however shows that this is incorrect.
To better understand the electrical properties of the
defect engineered devices, a numerical solution of the self-
consistent Poisson/drift-diffusion equations is sought.
This was implemented using a finite volume version of
the Scharfetter-Gummel approach [21] on a variable rect-
angular mesh like that shown in Fig. 1(b). The model
is performed on a 2-dimensional mesh in order to prop-
erly account for the reduced electrostatic dimensionality
FIG. 3. PZR pi-coefficient measured under 20 MPa of uni-
axial tensile stress parallel to the applied current along the
〈110〉 crystal direction. Up- (blue dots and arrow) and down-
(red dots and arrow) sweeps are shown. (a) Results from the
defect-engineered sample whose characteristics are shown in
Fig. 2. Near Vt, pi changes sign and is approximately bounded
by the known bulk silicon values [12] given in Eq. (2) and Eq.
(3). (b) Results for a SCLC device prior to defect engineering.
No anomalous (negative) PZR is observed. Note also that the
hysteresis only present in the defect-engineered devices.
of the devices which affects Vt as well as the magnitude
of the SCLC [22].
As discussed above, defect engineering creates a den-
sity of deep, singly ionized acceptor di-vacancies that
is accounted for in the model by introducing a density,
NV −2
, of fixed negative charge in the device layer, and
by drastically reducing the charge carrier lifetimes ap-
pearing in the Shockley-Read recombination term [17].
The introduction of a fixed negative charge renders the
device layer n-type and results in a p++/n/p++ device
structure. The value of NV −2
principally affects Vt (higher
NV −2
results in higher Vt), whereas the charge carrier life-
times affect the magnitude of the recombination-limited
electron current for applied biases below Vt (shorter life-
times result in larger currents). A fuller study of the
effects of these parameter values is given in the Supple-
mentary Information.
Figure 4 shows the calculated current-voltage charac-
teristics for carrier lifetimes of 0.1 ps and for NV −2
=
2.5 × 1014 cm−3 for the up-sweep characteristic (blue
curve), and NV 22 = 0.5 × 1014 cm−3 for the down-sweep
characteristic (red curve). In both cases the upper limits
for the carrier mobilities are used, µn = 1400 cm
2/Vs and
µp = 450 cm
2/Vs. Many of the features of the experi-
mentally measured data in Fig. 2 are reproduced includ-
ing the magnitude of the currents even at high voltages
where geometric modifications to the SCLC are impor-
tant [22], the punch-through effect in which the current is
dominated by electrons below Vt and holes above it, and
the variation from ohmic behavior at very low voltages to
4FIG. 4. The calculated current-voltage characteristics (solid
lines) calculated using a self-consistent solution of the
Poisson-transport equations [21]. The colors correspond to
the voltage sweep direction as indicated by the arrows, and
the symbols illustrate the switch from an electron to a hole
current at Vt. The model qualitatively reproduces the punch-
through behavior observed experimentally in Fig. 2
.
a
√
V -dependence below Vt. Since the hysteresis is cor-
related with the presence of charged defects, it is repli-
cated by changing the fixed negative charge correspond-
ing to the NV −2
centers. In the real devices this charge
density change is likely to occur progressively with ap-
plied bias, so the exact shapes of the calculated and mea-
sured current-voltage characteristics are not expected to
match. Moreover at high voltages the model produces a
typical V 2 SCLC characteristic [22, 23] whereas the data
in Fig. 2(a) shows a linear dependence. The model in-
cludes velocity saturation so this does not account for the
linear characteristic. It is likely that the linearity is due
to a potential barrier at the contacts which limits hole in-
jection [24], and which is not accounted for in the model.
Despite these minor differences, the excellent qualitative
agreement between the data and the model allow it to be
used to analyze the PZR data shown in Fig. 3(a).
Figure 5 shows the calculated PZR with the same color
codes for the up- and down- voltage sweeps as used pre-
viously. In terms of the origin of the anomalous sign
change of the PZR, consideration of the up-sweep curves
is instructive. The dashed, blue curve shows the response
obtained when only the usual effective mass change [12]
is accounted for. In this case no anomalous PZR is ob-
served. The pi-coefficient remains positive, passing from
a small value below Vt to the charge-neutral p-type value
at high biases where hole injection occurs. This resembles
more closely the PZR response obtained prior to defect
engineering as shown in Fig. 3(b) where conduction is
unipolar and any stress dependence of the Shockley-Read
recombination parameters is irrelevant.
After defect engineering, the electron current below
FIG. 5. PZR calculated using the self-consistent
Poisson/drift-diffusion equation solver for the up- and down-
voltage sweeps as indicated by the colors and arrows. A stress-
induced change in the effective masses alone [12] does not
result in anomalous PZR at low bias (dashed lines). Stress-
induced shifts in the trap energies consistent with known band
deformation potentials does so however (solid lines). The
curves show many qualitative similarities with the measured
data in Fig. 3(a).
Vt is recombination limited and a stress-dependence of
the Shockley-Read parameters may then be important.
According to deformation potential theory, the most ob-
vious candidate for a stress dependence amongst these
parameters is the trap energy, ET . The solid, blue curve
in Fig. 5 is obtained when ET increases by 20 µV/MPa of
tensile stress, a value comparable to the usual deforma-
tion potentials of inorganic semiconductors. This stress-
induced increase in ET slightly increases the Shockley-
Read recombination rate resulting in higher currents be-
low Vt and therefore a negative PZR. Above Vt a SCLC
hole current proportional to µp which no longer depends
on recombination is established, and the PZR naturally
tends towards the usual value [12]. Note that this ob-
servation also reinforces the conclusion that intervalley
transfer causing velocity saturation is negligible. A sim-
ilar tendency is observed in the calculated, down-sweep
PZR (red curves in Fig. 5), where the general form of
the curve (although not its exact value) match well the
measured data in Fig. 3(a), including the hysteresis in
Vt.
As far as the origins of anomalous, steady-state PZR
in nano-silicon go, this work quantitatively illustrates the
central role played by space-charge-limited bipolar trans-
port. Under these conditions recombination limited cur-
rents can occur, at which point any stress dependence
of the recombination parameters can significantly mod-
ify the usual PZR and lead to anomalous sign changes.
Here this situation is encountered via defect engineer-
ing of this, electrostatically 2D layers, but it can also be
encountered in chemically thinned or surface functional-
ized thin films and nanowires where surface defects can
determined the majority carrier in the nano-structure.
5The stress dependence of the recombination parameters,
in particular the deformation potentials of the trap ener-
gies, is estimated to be of the same order of magnitude
as those of the bands in inorganic crystals, and as such
this can result in anomalous, but not giant, PZR.
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